Abstract: This paper reports thefrst demonsiration o f a multi-Terabit IP optical router. A sub-equipped rack-mounted prototype has been designed and assembled, demonstrating all key functions of large. scalable packet router. The design exploits burst switching techniques through to an integrated opticalpacket switchingfabric.
Introduction
Future routers for IP core networks will soon cross the Terabit capacity barrier, requiring vendors to investigate new architectures and technologies. In this paper, we report implementation of a rack-mounted prototype, assembled as a proofof-concept for a scalable multi-Terabit IP optical router (TIPOR). The design is based on the new technique of burst switching coupled to an optical packet switching fabric. The technology building blocks, the design and techniques used to implement the optical packet switching matrix have been reported in [1] [2]. This paper reports the final implementation and analysis of all functionalities, including burst assembly, switch control and scheduling, framersitransceivers and optical switching matrix. The viability of the approach is assessed showing experimental and simulation results. Concept description Current approaches to implement terabit routers consist of using parallel, multi-stage architectures switching small internal cells. We have investigated the feasibility of another approach based on a single-stage optical switching fabric and a larger switched granularity called a burst, which consists of aggregation of IP packets (or ATM cells). This concept has advantages:
-relaxed requirements for processing speed aggregation into bursts allows increase of data rate and scalability of the fabric and router capacity with limited impact on control; relaxed switch arbitration and contention management: it is expected that a single-stage Time-Space-Time switch should he simpler to handle. Adapted algorithms have been developed to study scalability and complexity of the process. In particular, the latency can be reduced due to limited buffers in cascade.
-expected higher robustness due to simpler of the fabric structure, limited number of components, simpler monitoring.
To implement a single stage core switch, we adopted an optical switching matrix, as opposed to electronics, for these reasons:
-relaxed interconnection problems, as bit-rate increases, due to the advantage of optics in this respect. In fact, an optical switching matrix represents the natural extension of passive optical interconnects widely used; wire-speed switching of packets without parallel demultiplexing, as with electronics, scalable to future higher bit rates; availability and acceptable maturity of some optical technologies (optical gates, tunable lasers, ...) to consider their integration and exploitation in a packet switching system. 
Fig. I : TIPOR prototype architecture (left) and rack-mounted assembly (right) Prototype implementation
The four main functions required to design our router are: ( I ) the aggregation of packets into bursts and contention resolution (burst card (BC)), (2) the scheduling for a single-stage multi-terabit switch, (3) the physical interface to the switching matrix (transceivers (XCV)) and (4) the optical fast switching matrix itself. These four functions have been implemented in a rack-mounted prototype, which includes BCs with 10 GhiWs throughput (designed scalable up to 160 Ghith), burst frameritransceiver boards with 10 GbiWs throughput, and an optical fast packet switching matrix designed for 640 Ghitk (scalable to 2.56 Tbitfs), to demonstrate all functionalities. The adopted burst size is 9 kbit/s, easy to implement, hut also a reasonable trade-off between routing constraints and aggregation efficiency. The framing includes guard-hands of 50 ns, to absorb physical constraints in the transceivers and optical switching matrix. The BC ingress capacity is 160 Gbit/s without l i i speed-up hetween the BCs and the switching matrix.
For a simulation time of IO ms, Fig. 3 (left) shows the burst filling ratio and (right) the ATM cells dropped at the ingress BC buffers. For a non-polarized traffic, the cell dropped ratio reaches the order at 80%-input load per link for a timeout at 10 ps. A long timeout increases the fill ratio and a short timeout reduces the drop ratio. This hoard (Fig. 4 (left) ) receives a 2.5 Gbitls burst flow, speeds it up to IO Gbitls, and generates the optical packet frame (including guard hand and necessary overheads - Fig. 4 (center) ), and then performs the electrical to optical conversion (and vice versa on the receiving side). However, an important feature of this prototype is the use of packet-mode receivers. The clock and data recovery (CDR) has been optimized to receive R Z formatted optical bursts at IO Gbit/s data rate: Fig. 5 (center) shows the behavior of the CDR when a new burst arrives. In a timeframe of 12 ns after the first pulse of a leading hit synchronization sequence, the CDR adapts to the bursts signal power level and clock phase and starts to deliver the correct burst data. The performance of the CDR has been tested previously by an optical pattem containing bursts of roughly 9000 bit data (a PRBS 2"-1 string), 512 bit gap between bursts, 128 hit synchronization sequence: these latters were masked for bit error rate measurement (Fig. 5 (right) ).
Optical packet switching matrix:
Alcatel has designed and developed an optical packet switching matrix adopting a broadcast-and-select structure, a two-stage switch design (fiber and wavelength) and using semiconductor optical amplifiers (SOA) as switching technology (space and wavelength switching). This work was already presented in [1][2]. A prototype, representative of a sub-equipped 640 Gbit/s (8 fibres, 8 wavelengths, 10 Gbit/s) optical matrix has been realized, with particular effort devoted to limit the foot print in order to make such a matrix very compact. The architecture is scalable up to 2.5 Tbit/s and beyond [2] . The basic switching module integrates up to 32 SOAs, grouped io 8 arrays of 4 ([IIFig. 6) .
This enables to build optical switch hoards of potential capacities up to 2.56 Thitk x 40 Gbitk.
.
Fig. 6: Optical switch module (lej) and board (right)
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Pseudo-random sequences were programmed in the payload of the optical packets for bit-error-rate tests of the optical fahric.
ootical matrix at a maximum of 25%. cell loss due to aueue
Since the experimental hardware is only capable of loading the
overflow or switching conflicts is not measurable. However, what could be measured was the cell loss rate on a given path through the matrix due to bit errors on that optical path. A path that had been measured to have a bit error rate of 10.'' displayed a cell loss rate 2 orders of magnitude worse, as expected. These results were expected for a noisy path due to the burst of data being discarded when random bit error occurring in the optics is detected. Since it can cause the loss of ATM cells already at a loading factor of 25%, we assessed the need to have, as accomplished on most of the paths, a hit error rate of 10 I' or better Fig. 7 ). For this reason, monitoring and statistics graphical interfaces have been built to better collect svstem results. We have designed a multi-Terabit-class router exploiting burst switching and an optical packet switching matrix in its core.
We have then implemented and tested a rack-mounted prototype, and this paper reports the results and assessment of the key functions required to build such a router: the burst assembly, the scheduling mechanism, the framing and burst-mode optoelectronic interfaces, and the optical fast switching matrix. This is the first such comprehensive implementation and demonstration of an IP optical router based on these principles. 
